

FIG 1

2/25




FIG. 2

Title: Pre-Computation and Dual-Pass Modular Arithmetic Operation Approach to Implement Encryption Protocols Efficiently in Electronic Integrated Circuits
Inventor(s): Mihailo M. Stojancic, et al.
Serial No.: NYA
Docket No. 50325-0550

3125

310




FIG. 3A

Title: Pre-Computation and Dual-Pass Modular Arithmetic Operation
Approach to Implement Encryption Protocols Efficiently in Electronic
Integrated Circuits
Inventor(s): Mihailo M. Stojancic, et al.
Serial No.: NYA
Docket No. 50325-0550

4/25

350

360

ARRAY OF 64 17x17 MULTIPLIER CIRCUITS

370

ARRAY OF 64 17-BIT MODULAR REDUCTION CIRCUITS

380

REGISTER FILE WITH 64 17-BIT R1 REGISTERS

382

REGISTER FILE WITH 64 17-BIT R2 REGISTERS

384

REGISTER FILE WITH 64 17-BIT T1 REGISTERS

386

REGISTER FILE WITH 64 17-BIT T2 REGISTERS

FIG 3B




FIG. 4

Title: Pre-Computation and Dual-Pass Modular Arithmetic Operation Approach to Implement Encryption Protocols Efficiently in Electronic Integrated Circuits

6/25

Inventor(s): Mihailo M. Stojancic, et al.

Serial No.: NYA

Docket No. 50325-0550




FIG. 5




FIG. 6




FIG. 7

9/25

Note: Rectangular blocks on the same horizontal level overlap execution times.

- \Leftarrow - Source Overwrites Destination Register
- \otimes - Modular Multiplication with respect to w.
- \odot - Modular Multiplication with respect to v.
- \angle - RNS Conversion




FIG. 8

Note: All busses are $64 \times 17 = 1088$ bits wide.





FIG. 9

Title: Pre-Computation and Dual-Pass Modular Arithmetic Operation Approach to Implement Encryption Protocols Efficiently in Electronic Integrated Circuits
Inventor(s): Mihailo M. Stojancic, et al.
Serial No.: NYA
Docket No. 50325-0550

11/25



FT6.10

Title: Pre-Computation and Dual-Pass Modular Arithmetic Operation Approach to Implement Encryption Protocols Efficiently in Electronic Integrated Circuits
Inventor(s): Mihailo M. Stojancic, et al.
Serial No.: NYA
Docket No. 50325-0550

(2/25)




FIG. 11

Note: Rectangular blocks on the same horizontal level overlap execution times.

- \leftrightarrow - Source Overwrites Destination Register
- \circledast - Modular Multiplication with respect to w.
- \odot - Modular Multiplication with respect to v.
- \angle - RNS Conversion




FIG. 12A

14/25




FIG. 12B

Note: All busses are $64 \times 17 = 1088$ bits wide.




FIG. 13

16/25




FIG. 14




FIG. 15

Title: Pre-Computation and Dual-Pass Modular Arithmetic Operation Approach to Implement Encryption Protocols Efficiently in Electronic Integrated Circuits

(8/25)

Inventor(s): Mihailo M. Stojancic, et al.

Serial No.: NYA

Docket No. 50325-0550




FIG. 16

Title: Pre-Computation and Dual-Pass Modular Arithmetic Operation Approach to Implement Encryption Protocols Efficiently in Electronic Integrated Circuits
 Inventor(s): Mihailo M. Stojancic, et al.
 Serial No.: NYA
 Docket No. 50325-0550

19/25




FIG. 17

Title: Pre-Computation and Dual-Pass Modular Arithmetic Operation
Approach to Implement Encryption Protocols Efficiently in Electronic
Integrated Circuits
Inventor(s): Mihailo M. Stojancic, et al.
Serial No.: NYA
Docket No. 50325-0550

26/25




FIG. 18




FIG. 19




FIG. 20




FIG. 21

24/25





FIG. 22

FIG. 23

